




BEST AVAILABLE COPY


Monitor NS NSMale 1 S Male! NsMode 2 SMole 2

-ig. 3













1-ig. 8



F.3.9







1.0.1




Fig. 13A




Fig. 12




Fig. 13B

Exception	TANGET OF STREET	et :: Corresponding mode
Reset	0x00	Supervisor mode
Madel	0x04	Monitor mode / World make
SWI	0x08	Supervisor mode Monitor
Prefetch abort	0x0C	Abort mode Manitor made
Data abort	0x10	Abort mode / Mon: for mode
IRQ / SIRQ	0x18	IRQ mode / Mon: tor myde
FIQ	0x1C	FIQ mode / Mon for mande
SMT	Ox 20	undervoletorità mode

F13.14

Peset Prefetch about Data about IRQ/SIRQ

Secure

Non-Secure

Reset	150
World	VSI
SWI	VS2
ProJetch about	V \$3
Data abort	YS4
IRQ/SIRQ	VS
FIQ	VS6
SMI	VS7

Reislet	VNSO
Lider	VNSI
SWI	JNS2
Protetely about	VN53
Data about	VN54
IRQ/SIRQ	VNS5
FIQ	WS6
SMI	VNS7

Fig. 15

CP15 Monitor Trap Mask Register


	0	1	, \	١	. 1	0		
١.	SMI	SWI	Protetch About	Data About	IRQ	SIRQ	FIQ	
			1 1900	-,00		. 11.		


OR via barduare/external


1 = Mon(S)

0 = NS

Fig. 16.







mode mode mode mode

tach

A

SmI

duable withouts




FIGURE 21

User	System	Supervisor	Abort	Undefined	Interrupt-	Fast Interrupt
R0	R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	R3	R3	-R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8	R8_fiq
R9	R9	R9	R9	R9	R9	R9_fiq
R10	R10	R10	R10	R10	R10	R10_fiq
R11	R11	R11	R11	R11	R11	R11_fiq
R12	R12	R12	R12	R12	R12	R12_fiq
R13	R13	R13 suc	7843 abl '	R13_und	R13_irq	R13_fiq
R14	R14	THY SVE	R'M sbt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC

Monitor
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_mon
R14_mon
PC

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq

CPSR SPSR_mon

FIGURE 22




FIGURE 23

Eraditional Secure


ARM + processing

non/secure

ARM

5 = 1

1-13. 24









fig. 26










Fig. 30

4012 Call received call N 4018 4016 Is new thread available? 4020 active secure Reject secure

26/64 Secure Monitor Non-Secure Int 2 hardler NSB


Lig. 32

Mon: tor Non-secure hadler Close Stub Int1 hadler Rosume SA

Fig 33

Hondled S NS. NS/S highes NS hadle NS NS/S NS

no Sonly handlers



116.35




FIG. 36




FIG. 37






FIG. 38





F16.40




FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45





FIG. 46









Fig.48







PHYSICAL BOOKESS SPACE

FIG. 49





16 508



F16 S1






FIG 52








FIG 55




FIG 56





FIG 57



Done by cache:

FIG 58

	How to program?	How to enter?	Entry mode
		Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor
Software breakpoint instruction	Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in the code.	BKPT instruction must reach execution stage.	Halt/monitor
Vector trap breakpoint	Debug TAP	Program vector trap register and address matches.	Halt/monitor
Watchpoint hits	Debug TAP or software (CP14)	Program watchpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (2).	Halt/monitor (1)
Internal debug request	Debug TAP	Halt instruction has been scanned in.	Halt
External debug request	A Not applicable	EDBGRQ input pin is asserted.	Halt

(1): In monitor mode, breakpoints and watchpoints cannot be data-dependent.

⁽²): The cores have support for thread-aware breakpoints and watchpoints in order to all a to enable secure debug on some particular threads.

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1) R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	ì	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a particular thread	O	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no

Figure 6/

57/64

Function Table

D	CK	Q[n+1]
. 0	_	0
1		1
x	7	Q[n]

Logic Symbol




FIGURE 62

Function Table

D	SI	SE	CK	Q[n+1]
0	x	0	,::·	0
1	X.	0		1
х	X	X		Q[n]
x	0	1		0
X	1	1		1

Logic Symbol




figure 63




FIGURE 64





Figure 65.






FIGURE 66 A




FIGURE 66 B





Figure 67



CP14 bits in Debug and Status Control register			
Secure debug enable	Secure user-mode	Secure thread-aware	meaning
bit	debug enable bit	debug enable bit	
0	Х	х	No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire secure world.
1	0	X	Debug in entire secure world is possible
1	1	0	Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted to what secure user can have access to.
1	1	1	Debug is possible only in some particular threads. In that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code.

Figure 69A

CP14 bits in Debug and Status Control register			
Secure trace enable	Secure user-mode	Secure thread-aware	meaning
bit	debug enable bit	debug enable bit	·
O	X	X	No observable debug in entire secure world is possible.
			Trace module (ETM) must not trace internal core
The state of the s			activity.
204 — 1	0	X	Trace in entire secure world is possible
1	1	0	Trace is possible when the core is in secure user-mode
·	<u> </u>		only.
1	1	1	Trace is possible only when the core is executing some
·			particular threads in secure user mode. Particular
- 22			hardware must be dedicated for this, or re-use
	(a)		breakpoint register pair: Context ID match must enable
			trace instead of entering debug state.

Figure 69B

Program	Ve 6wy
Α	コープ
В	
A	トラ・ラ
В	

Method of entry	Entry when in non-secure world	entry when in secure world
Breakpoint hits		secure prefetch abort handler
Software breakpoint instruction	Non-secure prefetch abort handler	secure prefetch abort handler
Vector trap breakpoint	Disabled for non-secure data abort and non-secure prefetch abort interruptions. For other non-secure exceptions, prefetch abort.	abort.
Watchpoint hits	Non-secure data abort handler	secure data abort handler
Internal debug request		debug state in halt mode
External debug request	Debug state in halt mode	debug state in halt mode

- (i) see in Comation on vector trap register, .
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

Figure 71A

Method of entry		entry in secure world
Breakpoint hits	12.02.000	breakpoint ignored
Software breakpoint instruction		instruction ignored (1)
Vector trap breakpoint	non-secure prefetch abort interruptions. For others interruption non-secure prefetch abort.	breakpoint ignored
Watchpoint hits	Non-secure data abort handler	watchpoint ignored
Internal debug request	Debug state in halt mode	request ignored *** ********************************
External debug request		request ignored scal.
Debug re-entry from system speed access	not applicable.	not applicable to the same and the same applicable to the same applicable t

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.